Data parallel fault simulation
نویسندگان
چکیده
Fault simulation is a compute-intensive problem. Data parallel simulation on multiple processors is one method to reduce fault simulation time. In this paper , we discuss a novel technique to partition the fault set for data parallel fault simulation. When applied statically, the technique can scale well for up to eight processors. The fault set partitioning technique is simple, can itself be parallelized, and can be implemented with extreme ease. Therefore, the technique can be used on a low-cost parallel resource, such as a network of workstations.
منابع مشابه
Application of Thau Observer for Fault Detection of Micro Parallel Plate Capacitor Subjected to Nonlinear Electrostatic Force
This paper investigates the fault detection of a micro parallel plate capacitor subjected to nonlinear electrostatic force. For this end Thau observer, which has good ability in fault detection of nonlinear system has been presented and governing nonlinear dynamic equation of the capacitor has been presented. Upper and lower threshold for fault detection have been obtained. The robustness of th...
متن کاملA Parallel Approach to Fault Simulation on the Connection Machine
A fast algorithm for the fault simulation using data level parallelism is implemented on the Connection Machine. The algorithm employed is the PPSFP (Paralle l Pattern Single Fault Propagation) type. The input of the algorithm is the PI (Primary Input) test patterns obtained from a cellular automata pseudo-random pattern generator. The output of this system is a fault simulation table that desc...
متن کاملZAMBEZI: a parallel pattern parallel fault sequential circuit fault simulator
Sequential circuit fault simulators use the multiple bits in a computer data word to accelerate simulation. We introduce, and implement, a new sequential circuit fault simulator, a parallel pattern parallel fault simulator, ZAMBEZI, which simultaneously simulates multiple faults with multiple vectors in one data word. ZAMBEZI is developed by enhancing the control ow of existing parallel pattern...
متن کاملFault Simulation with Parallel Critical Path Tracing for Combinational Circuits Using Structurally Synthesized BDDs
An efficient method of parallel fault simulation for combinational circuits is proposed. The method is based on structurally synthesized BDDs (SSBDD) which allow to represent gate level circuits at higher macro level where macros represent subnetworks of gates. Converting the gate-level circuits to the macrolevel is accompanied with corresponding fault collapsing. A parallel fault analysis algo...
متن کاملPROOFS: Sequential Circuit Fault Simulator
PROOFS (Parallel RestOrative Orderindependent Fault Simulator) is a hybrid of concurrent, differential, and parallel fault simulation algorithms. It retains fault dropping advantage of concurrent method, word level parallelism of parallel method and low memory requirement of differential, while minimizing their individual disadvantages. Parallel simulation of faults reduces simulation time of P...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. VLSI Syst.
دوره 7 شماره
صفحات -
تاریخ انتشار 1995